SoC/Neuromorphic/Admin
½ÅÀÔ/°æ·Â ä¿ë
¼¼¹Ìºê·¹ÀÎ(ÁÖ)
¸ðÁýºÎ¹® ¹× ÀÚ°Ý¿ä°Ç
¸ðÁýºÎ¹® | ´ã´ç¾÷¹« | ÀÚ°Ý¿ä°Ç | Àοø |
---|---|---|---|
IC Design Engineer | [´ã´ç¾÷¹«] - Custom memory circuit design - Mixed signal digital and analog circuit design - RF/communication circuit design - Semiconductor device knowledge preferred [±Ù¹«ºÎ¼ ¹× Á÷±Þ/Á÷Ã¥]
| [ÀÚ°Ý¿ä°Ç] °æ·Â»çÇ×: ½ÅÀÔ, °æ·Â(¿¬Â÷¹«°ü) [¿ì´ë»çÇ×] ¿Ü±¹¾î: ¿µ¾î ȸȰ¡´É,µ¶ÇØ°¡´É,ÀÛ¹®°¡´É | 0 ¸í |
SoC design Engineer | [´ã´ç¾÷¹«] - Compute library development (Using C/C++/Python) - Optimization of data flow/partitioning - Processor architecture development and RTL design (FPGA/ASIC) - Testbench design and design verification [±Ù¹«ºÎ¼ ¹× Á÷±Þ/Á÷Ã¥]
| [ÀÚ°Ý¿ä°Ç] °æ·Â»çÇ×: ½ÅÀÔ, °æ·Â [¿ì´ë»çÇ×] ¿Ü±¹¾î: ¿µ¾î ȸȰ¡´É,µ¶ÇØ°¡´É,ÀÛ¹®°¡´É | 0 ¸í |
Neuromorphic Computing Engineer | [´ã´ç¾÷¹«] - Artificial intelligence algorithm development using deep learning framework - AI model optimization for neuromorphic computing - Modeling and simulation of the memory and neuromorphic silicon - Characterization of the memory and neuromorphic silicon [±Ù¹«ºÎ¼ ¹× Á÷±Þ/Á÷Ã¥]
| [ÀÚ°Ý¿ä°Ç] °æ·Â»çÇ×: ½ÅÀÔ, °æ·Â [¿ì´ë»çÇ×] ¿Ü±¹¾î: ¿µ¾î ȸȰ¡´É,µ¶ÇØ°¡´É,ÀÛ¹®°¡´É | 0 ¸í |
Administrator |
[´ã´ç¾÷¹«] - Site assistant of our central research center (in the TIPS town) - Help the company's research by documentation and reporting - Help the company's research manager for HR/Finance/Marketing [±Ù¹«ºÎ¼ ¹× Á÷±Þ/Á÷Ã¥]
|
[ÀÚ°Ý¿ä°Ç] °æ·Â»çÇ×: ½ÅÀÔ, °æ·Â |
0 ¸í |
±Ù¹«Á¶°Ç
ÀüÇü´Ü°è ¹× Á¦Ãâ¼·ù
Á¢¼ö¹æ¹ý
ä¿ë½Ã
±âŸ À¯ÀÇ»çÇ×
00