¢Ã ȸ»ç¼Ò°³ | |||
- DBÇÏÀÌÅØÀº DB±×·ì(ÏÁ µ¿ºÎ) °è¿»ç·Î, 1997³â ¼³¸³µÈ ±¹³» ÃÖÃÊÀÇ ½Ã½ºÅ۹ݵµÃ¼ Àü¹®±â¾÷ÀÔ´Ï´Ù. | |||
- Brand»ç¾÷ºÎ´Â ÀÚü±â¼ú·ÂÀ¸·Î LCD ¹× OLED¿ë Display ±¸µ¿Ä¨(DDI)À» ¼³°è, °ø±ÞÇÏ°í ÀÖ½À´Ï´Ù. | |||
¢Ã ä¿ë¿ä°Ç | |||
¸ðÁýºÎ¹® | ÁÖ¿ä¾÷¹« | ÀÚ°Ý¿ä°Ç | ±Ù¹«Áö |
LDDI ȸ·Î¼³°è Driver IC) | [Analog design] ∙ Source Driver Design - DAC, Low Power High Speed OP-AMP - ADC Design - LDO, Regulator, OSC Design [Logic design] ∙ ´ëÇü Display Á¦Ç° Mixed Logic Design - RTL Logic Design - Full Custom Logic Design [Interface design] ∙ High Speed Interface Design (RX, TX) - PLL, DLL based CDR Design - Serial Interface Design (eDP, DP, HDMI) ¡Ø Analog/Logic/Interface °¢ ºÐ¾ßº° ä¿ë | [Çʼö] ∙ LDDIÁ¦Ç° IC¼³°è °æ·Â 3³â ÀÌ»ó (Interface: 5³â ÀÌ»ó) [¿ì´ë] ∙ (°øÅë) LDDI¿ë Display(LCD/OLED) IC Á¦Ç° ¾ç»ê °æÇèÀÚ ∙ (Logic) RTL ¾ç»ê °æÇèÀÚ ∙ (Analog) Matlab ÀÌ¿ë Frequency domain Analysis °¡´ÉÀÚ ∙ (Interface) CTLE, DFE Design, Verilog A Design °æÇèÀÚ | ÆDZ³ |
MDDI ȸ·Î¼³°è Driver IC) | [Analog design] ∙ Power Design - LDO, Regulator, DC-DC µî ∙ Source Driver Design - DAC, Low Power High Speed OP-AMP µî [Logic design] ∙ Mobile Display Driver IC ∙ RTL ¹× Verilog¸¦ ÀÌ¿ëÇÑ Digital Logic ¼³°è ∙ High Speed Interface (MIPI) ∙ Memory Control (Flash/SRAM) ∙ Image Processing / Compression IP ∙ System Verilog / UVM (Universal Verification Methodology) ȯ°æÀ» ÀÌ¿ëÇÑ Verification [Verification design] ∙ System Verilog / C ¾ð¾î / Python ∙ UVM (Universal Verification Methodology) ȯ°æÀ» ÀÌ¿ëÇÑ Verification °æÇè ∙ Driver IC Spec ÀÌÇØ ¹× °ËÁõ Modeling °æÇè ¡Ø Analog/Logic/Verification °¢ ºÐ¾ßº° ä¿ë | [Çʼö] ∙ DDIÁ¦Ç° IC¼³°è °æ·Â 3³â ÀÌ»ó [¿ì´ë] ∙ Mobile¿ë Display(LCD/OLED) IC Á¦Ç° ¾ç»ê °æÇèÀÚ | ÆDZ³ |
ÀÀ¿ë±â¼ú (Display Driver IC) | ∙ Display Driver IC Àü±âÀû/±¤ÇÐÀû Ư¼º Æò°¡ - OLED Mobile ¿ë DIC (Tcon Embeded DIC) - LCD/OLED TV ¿ë DIC ∙ °í°´ ±â¼úÀû ¿ä±¸ »çÇ× ´ëÀÀ (°í°´»çÀÌÆ®) - IC ºÒ·® ºÐ¼® ¹× Trouble Shooting - ±¸µ¿ ÃÖÀû Á¶°Ç Tuning | [Çʼö] ∙ DIC ±¸µ¿ Æò°¡ °ü·Ã ¾÷¹« °æ·Â 3³â ÀÌ»ó [¿ì´ë] ∙ LCD/OLED Display Module ȸ·Î °³¹ß °æÇèÀÚ ∙ ºñÁî´Ï½º ¼öÁØÀÇ Áß±¹¾î ±¸»çÀÚ ∙ PCB ȸ·Î¼³°è ¿ª·® º¸À¯ÀÚ (PADS Logic µî) ∙ Python, System Verilog ¿î¿ë °¡´ÉÀÚ | ÆDZ³ |
¡Ø ä¿ë °ü·Ã FAQ´Â ¸µÅ©¸¦ ÂüÁ¶ÇÏ¿© ÁֽʽÿÀ. (https://dbhitek-recruit.com/recruit_faq.php) | |||
¡Ø °¢ ¸ðÁýÁ÷¹«¿¡ ´ëÇÑ Á÷¹«¼Ò°³´Â ¸µÅ©¸¦ ÂüÁ¶ÇÏ¿© ÁֽʽÿÀ. (https://dbhitek-recruit.com/duty.php?scode=0001) | |||
¡Ø ¹Ú»ç ¹× ¹Ú»çÁ¹¾÷¿¹Á¤ÀÚ´Â °æ·Â ¿¬Â÷¿¡ °ü°è¾øÀÌ Áö¿ø °¡´ÉÇÕ´Ï´Ù. (ȸ·Î¼³°è Á÷¹« ´ë»ó) | |||
¢Ã ä¿ëÀýÂ÷ | |||
- ¼·ùÀüÇü(¸¶°¨ ÈÄ 2ÁÖ À̳») ¡æ ¸éÁ¢ ÀüÇü(Á÷¹« ¹× Á¶Á÷ÀûÇÕµµ Á¾ÇÕÆò°¡) ¡æ ÀÔ»çÀÏ ¹× ó¿ìÇùÀÇ ¡æ ÀÔ»ç | |||
¡Ø ÀüÇüº° ÇÕ°Ý°á°ú ¿©ºÎ´Â ÇÕ°ÝÀÚ/ºÒÇÕ°ÝÀÚ Àü¿ø À̸ÞÀÏ ¾È³» | |||
¡¡ | ¡¡ | ¡¡ | |
¢Ã Á¢¼ö±â°£ | |||
- 2023. 02. 06(¿ù) ~ 2023. 02. 19(ÀÏ) 23:59±îÁö DB±×·ì ä¿ë»çÀÌÆ®(https://dbgroup.recruiter.co.kr)¸¦ ÅëÇÑ ¿Â¶óÀÎ Á¢¼ö | |||
¡¡ | |||
¢Ã ±âŸ»çÇ× | |||
- Á¦ÃâµÈ ¼·ù´Â ÃÖÁ¾°á°ú ¹ßÇ¥ÀϷκÎÅÍ 14ÀÏ À̳»¿¡ ¹Ýȯû±¸°¡ °¡´ÉÇϸç | |||
»ó±â ¹Ýȯû±¸±â°£ÀÌ Áö³¯ °æ¿ì, Á¦ÃâÇÑ ¼·ù´Â °³ÀÎÁ¤º¸º¸È£¹ý¿¡ µû¶ó ÆıâÇÕ´Ï´Ù. | |||
- °³ÀÎ½Å»ó¿¡ °üÇÑ Áõºù¼·ù´Â ÇÕ°ÝÀÚ¿¡ ÇÑÇÏ¿© ÃßÈÄ Á¦ÃâÇÕ´Ï´Ù. | ¡¡ | ¡¡ | |
- ±¹°¡º¸ÈÆ´ë»óÀÚ´Â °ü°è¹ý¿¡ ÀÇ°Å ¿ì´ëÇÕ´Ï´Ù. | |||
- ÀÔ»çÁö¿ø¼´Â º»ÀÎÀÌ Á÷Á¢ Á¤È®ÇÏ°Ô ÀÔ·ÂÇÏ¿©¾ß Çϸç, Â÷ÈÄ ÀԷ»çÇ×ÀÌ ÇãÀ§·Î ÆǸíµÇ°Å³ª | |||
ä¿ëûŹ µî ä¿ë°ú °ü·ÃÇÏ¿© ºÎÁ¤ ÇàÀ§°¡ È®À뵃 °æ¿ì ÀÔ»ç(ÇÕ°Ý)À» Ãë¼ÒÇÕ´Ï´Ù. | |||
- °ü·Ã¹®ÀÇ : DBÇÏÀÌÅØ ÀλçÆÀ (******@*******.***, Ä«Ä«¿ÀÅå Ç÷¯½º Ä£±¸ : DBÇÏÀÌÅØ_ä¿ë) |