[ ´ã´ç ¾÷¹« ]
• (Video Codec/AI network/Image processing IP¸¦ À§ÇÑ) Video Spec definition, Macro/Micro ¾ÆÅ°ÅØó ¼³°è, RTL ÄÚµù, Simulation and SynthesisÀ» Æ÷ÇÔÇÑ ¸ðµâ °³¹ß
• Scripting toolÀ» »ç¿ëÇÏ¿© ±âÁ¸ RTL ºí·Ï°ú °ËÁõ ȯ°æÀ» À¯Áö ¹× Çâ»ó
• Software development team°ú Çù¾÷
[ Çʼö ¿ä°Ç ]
• Verilog RTL¸¦ ÀÌ¿ëÇÑ HW ¼³°è °æÇè
• Verilog HDL ¹× C/C++¸¦ »ç¿ëÇÑ ¼³°è/°ËÁõ¿¡ ´ëÇÑ Àü¹® Áö½Ä
• RTL simulation, Debugging, Synthesis, and lint/CDCÀ» À§ÇÑ EDA ÅøÀÇ ±â¼ú º¸À¯
[ ¿ì´ë »çÇ× ]
• ¾Æ·¡ ³»¿ë Áß ÇÑ °³ ÀÌ»óÀÇ °³¹ß °æÇè
- Video Codec - AMBA AXI - Memory sub system - Image signal processing
• Python/linux script »ç¿ë °¡´ÉÀÚ
• FPGA Ç÷§ÆûÀ» ÀÌ¿ëÇÑ °ËÁõ °æÇè
[ ÇÁ·Î¼¼½º]
• ¼·ùÀüÇü > Ĩ½º¾Ø¹Ìµð¾î ÀûÇÕ¼º °Ë»ç > ½Ç±âTEST ¹× 1Â÷ ÀÎÅͺä > 2Â÷ ÀÎÅͺä > ÃÖÁ¾ÇÕ°Ý
• ÀûÇÕ¼º°Ë»ç´Â Âü°íÀÚ·áÀ̸ç, ÇÕ°Ý ¿©ºÎ¿¡ ¿µÇâÀ» ÁÖÁö ¾Ê½À´Ï´Ù.
• ÀÎÅͺä´Â ¸ðµÎ ¼¿ï¿¬±¸¼Ò(»ï¼º¿ª)¿¡¼ ÁøÇàÇϸç, ¸éÁ¢ºñ¸¦ Áö±ÞÇÕ´Ï´Ù.
[ Âü°í»çÇ× ]
• ÀÔ»çÈÄ ¾à 2~3°³¿ù °£ ¼¿ï¿¬±¸¼Ò¿¡¼ TrainingÀÌ ¿¹Á¤µÇ¾î ÀÖ½À´Ï´Ù.
• ¿¬·ÉÁ¦ÇÑÀº ¾ø½À´Ï´Ù.
[ Áö¿ø ¹æ¹ý ]
• Apply Here Ŭ¸¯ ¡æ °³ÀÎÁ¤º¸ ¼öÁý ¹× È°¿ë ³»¿ë µ¿ÀÇ ¡æ ÀÔ»çÁö¿ø¼·ù ¼ÛºÎ
• ¹®ÀÇ: ******@*******.***
• Ä«Ä«¿ÀÅå ¿ÀÇÂäÆÃ(¹®ÀÇ) : https://open.kakao.com/o/sxHK40lf