[´ë±â¾÷ ¹ÝµµÃ¼È¸»ç]
eNVM Circuit Design(°æ·Â)
´ã´ç¾÷¹« | ÀÚ°Ý¿ä°Ç | Àοø |
---|---|---|
[´ã´ç¾÷¹«] - eNVM Circuit Design - NVM(MTP, OTP) ȸ·Î ¹× Analog ȸ·Î¼³°è ¹× Layout - NVM Test Chip ¼³°è ¹× Silicon °ËÁõ- Design Kit Á¦ÀÛ - NVM °ü·Ã °í°´Á¦Ç° ºÒ·®ºÐ¼® [±Ù¹«ºÎ¼ ¹× Á÷±Þ/Á÷Ã¥]
|
[ÀÚ°Ý¿ä°Ç] - eNVM Circuit Design °æ·Â: 2³âÀÌ»ó(¼®»ç), 4³âÀÌ»ó(Çлç) [¿ì´ë»çÇ×] - NVM(MTP, OTP) ȸ·Î ¶Ç´Â Analog ȸ·Î ¼³°è °æÇèÀÚ - Mentor/Cadence/Synopsys »ç¿ë °æÇè º¸À¯ÀÚ- Program Language(Python, C/C++, Tcl µî) È°¿ë ´É·Â º¸À¯ÀÚ - ¾Æ³¯·Î±×/µðÁöÅÐ ¼³°è °ü·Ã EDA Tool »ç¿ëÀÚ
[±Ù¹«Áö] °æ±â ºÎõ½Ã
|
1 ¸í |
±Ù¹«Á¶°Ç
ÀüÇü´Ü°è ¹× Á¦Ãâ¼·ù
Á¢¼ö¹æ¹ý
2024³â 04¿ù 03ÀÏ ~ ä¿ë½Ã ¸¶°¨
±âŸ À¯ÀÇ»çÇ×