¾È³çÇϼ¼¿ä?
¶óÀμ­Ä¡ÀÇ ÇìµåÇåÅÍ ¹ÚÇü±Ô ´ëÇ¥ÀÔ´Ï´Ù.
ÀúÈñ´Â ¹ÝµµÃ¼/ÀüÀÚ/È­ÇÐ/±â°è/IT/Á¦¾à ºÐ¾ßº° ÆÀÀ» ÁÖÃàÀ¸·Î 
ÃÖ°í ÀÓ¿ø±ÞÀ» ºñ·ÔÇÏ¿© °¢ºÐ¾ß ½Ç¹« Àü¹®°¡µéÀ»
Ãßõµå¸®´Â ÇìµåÇåÆþ÷°è¸¦ ¸®µùÇÏ´Â Àü¹®È¸»çÀÔ´Ï´Ù.
ÁÁÀº Æ÷Áö¼ÇÀ» Ãßõµå¸³´Ï´Ù.


[¾÷¹«³»¿ë]
• System architecture design
• AXI5¹× NoC Bus Æ÷ÇÔÇÑ architecture interface design
• °¢Á¾ IP(Â÷·®¿ë ¹× High speed I/F – PCIe,USB,TSN,ETHERNET,CAN FD,DDR,AP,DSP(processor) ) interface design
• ASIC, SoC ¶Ç´Â AP ¾ç»ê ¹× Chip Bring-Up
• UPF/CPF ±â¹Ý Low power simulation
• Synthesis/LINT/Equivalent Check/STA/CDC
• Gate-level simulation
• Functional Safety design(On-line DFT(LBIST,MBIST), Internal JTAG verification)

[ÀÚ°Ý¿ä°Ç]
• Çз : ÃÊ´ëÁ¹(2,3³â) ÀÌ»ó
• °æ·Â : 8 ~ 15³â

• ASIC Full chip design (IP-XACT À¯°æÇèÀÚ)
• Many-core & Multi-core(MHU(Message Handling Unit) À¯°æÇèÀÚ)
• FPGA¿¡¼­ verification °¡´É
• Computer architecture ÀÌÇØ
• SytemVerilog ¶Ç´Â VHDL/Verilog¸¦ È°¿ëÇÑ RTL ¼³°è Áö½Ä

[±Ù¹«Áö] ¼­¿ï


°æ·Â°ú ¸ÅĪµÇ½Ã´Â ºÐÀº
******@*******.***·Î À̷¼­¸¦ º¸³»Áֽðųª,
***-****-****·Î ¿¬¶ôÁÖ½Ã±æ ¹Ù¶ø´Ï´Ù.
°ü·Ã Æ÷Áö¼ÇÀº ÀúÈñ ȨÆäÀÌÁö(www.linesearch.co.kr)¸¦ Âü°í ºÎŹµå¸®°Ú½À´Ï´Ù.
°¨»çÇÕ´Ï´Ù.