¾È³çÇϼ¼¿ä?
¶óÀμ­Ä¡ÀÇ ÇìµåÇåÅÍ ¹ÚÇü±Ô ´ëÇ¥ÀÔ´Ï´Ù.
ÀúÈñ´Â ¹ÝµµÃ¼/ÀüÀÚ/È­ÇÐ/±â°è/IT/Á¦¾à ºÐ¾ßº° ÆÀÀ» ÁÖÃàÀ¸·Î 
ÃÖ°í ÀÓ¿ø±ÞÀ» ºñ·ÔÇÏ¿© °¢ºÐ¾ß ½Ç¹« Àü¹®°¡µéÀ»
Ãßõµå¸®´Â ÇìµåÇåÆþ÷°è¸¦ ¸®µùÇÏ´Â Àü¹®È¸»çÀÔ´Ï´Ù.
ÁÁÀº Æ÷Áö¼ÇÀ» Ãßõµå¸³´Ï´Ù.


[ÀÚ°Ý¿ä°Ç]
  • RTL ¼³°è °æÇè (Verilog/SystemVerilog ¼³°è ¹× Simulation)

  • Logic Synthesis and Timing Analysis

  • On-chip Bus Protocol¿¡ ´ëÇÑ ÀÌÇØ


[±Ù¹«Áö] ¼­¿ï


°æ·Â°ú ¸ÅĪµÇ½Ã´Â ºÐÀº
******@*******.***·Î À̷¼­¸¦ º¸³»Áֽðųª,
***-****-****·Î ¿¬¶ôÁÖ½Ã±æ ¹Ù¶ø´Ï´Ù.
°ü·Ã Æ÷Áö¼ÇÀº ÀúÈñ ȨÆäÀÌÁö(www.linesearch.co.kr)¸¦ Âü°í ºÎŹµå¸®°Ú½À´Ï´Ù.
°¨»çÇÕ´Ï´Ù.