¤Ó Team ¼Ò°³
Â÷·®¿ë ½Ã½ºÅÛ ¹ÝµµÃ¼, Application Processor ºÐ¾ß Áß ÀÎÆ÷Å×ÀθÕÆ®, ADAS, Cockpit ¹× ÁÖÇà, Network Processor ¿µ¿ª¿¡¼ È°¿ëµÇ´Â Ethernet SerDes PHY, MAC Controller µî Network IP¿¡ ´ëÇÑ ±âÃÊ Áö½ÄÀ» ±â¹ÝÀ¸·Î ÀûÇÕÇÑ IPÀÇ ¼±Á¤, sub-system ¾ÆÅ°ÅØó¸µ, ¼³°è, °ËÁõ, Æò°¡, ÀÀ¿ë ºÐ¾ß±îÁöÀÇ ¿ªÇÒÀ» ÇÔ²²ÇÒ ¼ö ÀÖ´Â ¿£Áö´Ï¾îºÐÀ» ã°í ÀÖ½À´Ï´Ù.
¤Ó ´ã´ç ¾÷¹«
- Ethernet SerDes PHY, MAC Controller, Ethernet Packet Processing Engine µî Network IP¿¡ ´ëÇÑ ÀÌÇØ
- Network IP¿¡ ´ëÇÑ ÀÌÇظ¦ ±â¹ÝÀ¸·Î ÀÀ¿ë ½Ã½ºÅÛ¿¡ ÀûÇÕÇÑ IP ¼±Á¤ ¹× ¼º´É ºÐ¼®
- Network IP·Î ±¸¼ºµÈ Sub-system Architecture ¹× Sub-system Design
- Top/Sub-system/IP level Network IP °ËÁõ
¤Ó Áö¿øÀÚ°Ý
[ Áö¿ø ÀÚ°Ý ]
- Ethernet Åë½Å¿¡ ´ëÇÑ ÀÌÇØ
- Network Sub-system ¼³°è(Verilog,SystemVerilog) ¹× °ËÁõ ¾÷¹« ¼öÇà °æÇè
- Hardware Description Language(Verilog, SystemVerilog)ÀÇ °æÇè
- ¼³°è/°ËÁõ °ü·Ã EDA Tool »ç¿ë À¯°æÇèÀÚ(VCS, NC-Verilog, Design Compiler, Formality, Spyglass µî)
[ ¿ì´ë »çÇ× ]
- Ethernet SerDes PHY¿Í °°Àº High Speed Serial Interface IP Configuration ¹× ¼³°è/°ËÁõ À¯°æÇèÀÚ
- ISO26262 ¸¦ À§ÇÑ ¼³°è/°ËÁõ Process À¯°æÇèÀÚ
- UVM ±â¹Ý °ËÁõ À¯°æÇèÀÚ
- System-C TLM¿¡ ´ëÇÑ ÀÌÇØ (Virtual System À¯°æÇèÀÚ)
- Synopsys PrimeTime Static Timing Analysis(STA) À¯°æÇèÀÚ
- °¢Á¾ Script Language(Bash, Tcl, Python) À¯ °æÇèÀÚ
¤Ó ±Ù¹« Á¶°Ç ¹× ȯ°æ
- ±Ù¹«ÇüÅ : Á¤±ÔÁ÷
- ±Ù¹«½Ã°£ : ÁÖ 5ÀÏ(¿ù~±Ý)
- ±Ù¹«Áö¿ª : ÅÚ·¹Ä¨½º ÆDZ³»ç¿Á
¤Ó À¯ÀÇ»çÇ×
- ÀÔ»ç Áö¿ø ¼·ù¿¡ ÇãÀ§»ç½ÇÀÌ ¹ß°ßµÉ °æ¿ì, ä¿ëÈ®Á¤ ÀÌÈÄ¶óµµ Ã¤¿ëÀÌ Ãë¼ÒµÉ ¼ö ÀÖ½À´Ï´Ù.
- °¢ Æ÷Áö¼Ç º°·Î ÁøÇàµÇ´Â ÀüÇüÀº »óÀÌÇÒ ¼ö ÀÖÀ¸¸ç, ÇÊ¿ä ½Ã Reference Check µîÀÇ Ãß°¡ ÀüÇüÀÌ ÀÖÀ» ¼ö ÀÖ½À´Ï´Ù.
- °ü·Ã¹ý·É ¹× ³»ºÎ±ÔÁ¤¿¡ ÀÇ°ÅÇÏ¿© Ãë¾÷º¸È£´ë»óÀÚ(Àå¾ÖÀÎ µî) ¹× ±¹°¡º¸ÈÆ ´ë»óÀÚ´Â ¿ì´ëÇÏ°í ÀÖ½À´Ï´Ù.