[»ó¼¼ ¾÷¹«³»¿ë]
1.¶óÀÌ´Ù µðÁöÅÐ ½Ã½ºÅÛ ¿ä±¸»ç¾ç ±â¹Ý Ĩ ¼±Á¤ ¹× Top Design (Xilinx Zynq)
2.¶óÀÌ´Ù ¹°¸® °èÃþ ½ÅÈ£ ó¸®IP RTL¼³°è ¹× °ËÁõ
3. AMBAÇÁ·ÎÅäÄÝ ±â¹Ý ½Ã½ºÅÛ ¼³°è ¹× °ËÁõ
4.¼³°èIP Simulation & Verification
5. FPGAÇÁ·ÎÅäŸÀÔ °³¹ß ¹× °ËÁõ
[ÀÚ°Ý¿ä°Ç]
1.Àü±âÀüÀÚ,ÄÄÇ»ÅÍ,Á¤º¸Åë½Å °è¿ Àü°øÀÚ
2. Xilinx FPGA»ç¿ë °æÇè ¹×Xilinx Zynq±â¹Ý ¼³°è
3. Verilog-HDL±â¹ÝRTL¼³°è
4. Fixed pts(°íÁ¤ ¼Ò¼öÁ¡)¼³°è °æÇè
5. FPGAÇÁ·ÎÅäŸÀÔ °³¹ß ¹× °ËÁõ
6. ¶óÀÌ´Ù °³¹ß °æÇèÀÚ
1Â÷ ¼·ùÀüÇü
2Â÷ ¸éÁ¢ÀüÇü
±¹¹®À̷¼