[´ë±â¾÷ ¹ÝµµÃ¼È¸»ç] 

LV/MV MOSFET(°æ·Â)


´ã´ç¾÷¹« ÀÚ°Ý¿ä°Ç Àοø

[´ã´ç¾÷¹«]

LV/MV MOSFET Cell & Ring Design

Test pattern ¼³°è ¹× Layout
Trench Gate Module Process set-up ¹× 

  Full Process Integration
- Static & Dynamic Test ¹× Characterization


[±Ù¹«ºÎ¼­ ¹× Á÷±Þ/Á÷Ã¥]

    Á÷±Þ/Á÷Ã¥: ÆÀ¿ø

[ÀÚ°Ý¿ä°Ç]

PowerDevice/Á¦Ç°°³¹ß °æ·Â: 

  4³âÀÌ»ó(¼®»ç), 6³âÀÌ»ó(Çлç)

- TCAD »ç¿ë °¡´ÉÀÚ

 

[¿ì´ë»çÇ×]
- Data-sheet Á¦ÀÛ ¹× Board ½ÇÀå Test À¯°æÇèÀÚ


[±Ù¹«Áö] °æ±â ºÎõ

 

1 ¸í

±Ù¹«Á¶°Ç

  • °í¿ëÇüÅÂ: Á¤±ÔÁ÷
  • ±Þ¿©Á¶°Ç: ¿¬ºÀ ÇùÀÇÈÄ °áÁ¤

ÀüÇü´Ü°è ¹× Á¦Ãâ¼­·ù

  • ÀüÇü´Ü°è: ¼­·ùÀüÇü > 1Â÷¸éÁ¢ > 2Â÷¸éÁ¢ > ÃÖÁ¾ÇÕ°Ý
  • Á¦Ãâ¼­·ù : À̷¼­(°æ·Â»çÇ×°ú ÀÚ±â¼Ò°³¼­ Æ÷ÇÔ)

Á¢¼ö¹æ¹ý

2025³â 04¿ù 11ÀÏ ~ ä¿ë½Ã ¸¶°¨

  • Á¢¼ö¹æ¹ý: À̸ÞÀÏ(******@*******.***)
  • Á¢¼ö¾ç½Ä: ±¹¹®À̷¼­(MS Word ÆÄÀÏ)

±âŸ À¯ÀÇ»çÇ×

  • ÀÔ»çÁö¿ø¼­ ¹× Á¦Ãâ¼­·ù¿¡ ÇãÀ§»ç½ÇÀÌ ÀÖÀ» °æ¿ì ä¿ëÀÌ Ãë¼ÒµÉ ¼ö ÀÖ½À´Ï´Ù.

ÁÁÀº ÀÏ Ã£À» ¶©, ÀÎÅ©·çÆ®