Layout engineer

¸ðÁýºÎ¹® ¹× ÀÚ°Ý¿ä°Ç

¸ðÁýºÎ¹® ´ã´ç¾÷¹« ÀÚ°Ý¿ä°Ç Àοø
Layout engineer

[´ã´ç¾÷¹«]

Çʿ俪·®:

- ÀüÀÚ È¸·Î ¹× ±âº» 8´ë °øÁ¤ ÀÌÇØ

- CAD tool(Cadence Virtuoso, Synopsys Custom-compiler) Ȱ¿ë ¿ª·®

- Verification tool(Siemens Calibre, Synopsys ICV) Ȱ¿ë ¿ª·®

- Script language(SKILL, TCL, SVRF) µî



¾÷¹«³»¿ë:

- Full Custom Layout Design

- High speed interface IP, Analog IP(PLL, LDO, ADC, DAC µî) layout °³¹ß

- IO/ESD library ¹× ESD/LUP TEG, SPICE TEG layout °³¹ß

- SRAM, NVM(OTP, eFuse, eFlash, eMRAM µî) layout °³¹ß

[ÀÚ°Ý¿ä°Ç]

°æ·Â: °æ·Â 2³â¡è
ÇзÂ: ´ëÁ¹ ÀÌ»ó
Á÷¹«±â¼ú: LAYOUT


00 ¸í

±Ù¹«Á¶°Ç

  • °í¿ëÇüÅÂ: Á¤±ÔÁ÷
  • ±Þ¿©Á¶°Ç: ȸ»ç³»±Ô

ÀüÇü´Ü°è ¹× Á¦Ãâ¼­·ù

  • ÀüÇü´Ü°è: ¼­·ùÀüÇü > ¸éÁ¢ÁøÇà > ÃÖÁ¾½É»ç > ÃÖÁ¾ÇÕ°Ý
  • Ãß°¡ Á¦Ãâ¼­·ù
    À̷¼­, ÀÚ±â¼Ò°³¼­

Á¢¼ö¹æ¹ý

2025-04-30 (¼ö) 23½Ã59ºÐ±îÁö

  • Á¢¼ö¹æ¹ý: ÀÎÅ©·çÆ® Á¢¼ö
  • Á¢¼ö¾ç½Ä: ÀÎÅ©·çÆ® À̷¼­

±âŸ À¯ÀÇ»çÇ×

  • ÀÔ»çÁö¿ø¼­ ¹× Á¦Ãâ¼­·ù¿¡ ÇãÀ§»ç½ÇÀÌ ÀÖÀ» °æ¿ì ä¿ëÀÌ Ãë¼ÒµÉ ¼ö ÀÖ½À´Ï´Ù.

00