[ä¿ë»ç] ÀÌÂ÷ÀüÁö ¹ÝµµÃ¼ Àü¹®±â¾÷


[Æ÷Áö¼Ç] Layout Design Engineer (»ç¿ø-°úÀå±Þ)


[´ã´ç¾÷¹«]

- È¥¼º ½ÅÈ£ ChipÀÇ floor-planning ¹× ´Ù¾çÇÑ blockÀÇ full custom ·¹À̾ƿô ¼³°è

- °íÁ¤¹Ð ȸ·Î (voltage reference, oscillator, ADC/DAC µî)ÀÇ ·¹À̾ƿô ¼³°è

- °íÀü¾Ð ȸ·Î (regulator charge pump µî)ÀÇ ·¹À̾ƿô ¼³°è

- ³ëÀÌÁî ¹× EMC¿¡ °­°ÇÇÑ ·¹À̾ƿô ¼³°è

- °íÀü¾Ð ESD network ¼³°è ¹× ·¹À̾ƿô ¼³°è


[ÀÚ°Ý¿ä°Ç]

- ÇлçÀÌ»ó 

- Analog ȸ·Î¼³°è 2³â ÀÌ»ó °æ·ÂÀÚ

- °øÇа迭 (¹ÝµµÃ¼/ Àü±â/ ÀüÀÚ/ ÄÄÇ»ÅÍ µî) Àü°øÀÚ ¿ì´ë


[¿ì´ë»çÇ×] 

- È¥¼º½ÅÈ£chipÀÇ floor-planning ¹× full custom ·¹À̾ƿô ¼³°è Àü¹®¼º 

- °íÀü¾ÐBCD °øÁ¤ÀÇ ³ôÀº ÀÌÇØ ¹× Ȱ¿ë¼º 

- °íÀü¾ÐESD ȸ·Î°³¹ß ¹× ·¹À̾ƿô ¼³°èÀü¹®¼º 

- SKILL ¹× SVRF ÄÚµù Àü¹®¼º ¹× ¾÷¹« È¿À²È­¿¡ Ȱ¿ë¼º 

- ´Ù¾çÇÑfoundryÀÇ PDK¿¡ ´ëÇÑ ³ôÀº ÀÌÇØµµ¿Ítape-out process ¼öÇà °æ


[±Ù¹«Áö] ´ëÀü½Ã À¯¼º±¸ 


[¿¬ºÀ ¹× ó¿ì] ±âÁ¸¿¬ºÀ + @ÇùÀÇ (¼º°ú±Þ º°µµ) / ±â¼÷»ç Á¦°ø(Áְźñ Áö¿ø)


[ÀüÇüÀýÂ÷] ¼­·ùÀüÇü – ¸éÁ¢ÀüÇü - ÃÖÁ¾ÇÕ°Ý(ÀÔ»ç)


[Á¦Ãâ¼­·ù]  À̷¼­ / ÀÚ±â¼Ò°³¼­

 

[Á¦Ãâ±â°£] ASAP (ä¿ë½Ã ¸¶°¨)


 

[À̷¼­ Á¦Ãâ ¹× ¹®ÀÇ]

ÇìµåÇåÅÍ ±èÀç¿ø Àü¹« 

******@*******.***  /  ***-****-**** 


(ÁÖ)Ä¿¸®¾îÇÏÀÌÄÁ¼³ÆÃ  

»ç¾÷ºÎ ´ëÇ¥ / ÇìµåÇåÅÍ  Àü¹« ±èÀç¿ø (Jay Kim)

¼­¿ïƯº°½Ã ±Ýõ±¸ µðÁöÅзΠ9±æ 47 306È£ (°¡»êµ¿, ÇѽÅITŸ¿ö2Â÷)

T.  ***-****-****   F. 0504.471.9539   M. ***-****-****

E.  ******@*******.***  / ******@*******.***

W. www.careerhighc.com