¾È³çÇϼ¼¿ä?
¶óÀμġÀÇ ÇìµåÇåÅÍ ¹ÚÇü±Ô ´ëÇ¥ÀÔ´Ï´Ù.
ÀúÈñ´Â ¹ÝµµÃ¼,µð½ºÇ÷¹ÀÌÆÀ/ÀüÀÚ,ITÆÀ/±â°è,ÈÇÐÆÀ/Á¦¾à,¹ÙÀÌ¿ÀÆÀÀ» ÁÖÃàÀ¸·Î
ÃÖ°í ÀÓ¿ø±ÞÀ» ºñ·ÔÇÏ¿© °¢ºÐ¾ß ½Ç¹« Àü¹®°¡µéÀ»
Ãßõµå¸®´Â ÇìµåÇåÆÃ¾÷°è¸¦ ¸®µùÇÏ´Â Àü¹®È¸»çÀÔ´Ï´Ù.
ÁÁÀº Æ÷Áö¼ÇÀ» Ãßõµå¸³´Ï´Ù.
[ÀÚ°Ý¿ä°Ç]
1. ATEÀåºñ(Teradyne Flex, Advantest V93K) °³¹ß °æ·ÂÀÚ
2. Language ¼÷·ÃÀÚ(C, Visual C++ µî)
3. SoC Chip Test Setup °³¹ß °æ·ÂÀÚ(FT, EDS)
4. Reliability , F/A ½Ç°æÇèÀÚ
[Çʼö¿ä°Ç]
SoC Device EDS, Final Test
ºÒ·® ºÐ¼®, ½Å·Ú¼º ½ÃÇè ¾÷¹« °æÇè
Schematic Drawing
[¿ì´ë»çÇ×]
1. Test Plan ¼ö¸³, Test Àåºñ/House¼±Á¤, Test Setup, ¾ç»ê Flow up, ºÒ·® ºÐ¼®, Characterization µî
Chip »ý»ê Àü¹Ý¿¡ ´ëÇÑ ¾÷¹« ¼öÇà ´É·Â ÇÊ¿ä
2. Teradyne Ultra Flex ¶Ç´Â AVANTEST V93K °³¹ß °æÇè
3. Test House ¹× °ü°è À¯Áö¿¡ ÇÊ¿äÇÑ À¯¿¬ÇÑ ¸¶Àεå
°æ·Â°ú ¸ÅĪµÇ½Ã´Â ºÐÀº
******@*******.***·Î À̷¼¸¦ º¸³»Áֽðųª,
***-****-****·Î ¹®Àǹٶø´Ï´Ù.
°¨»çÇÕ´Ï´Ù.