[ȸ»ç¼Ò°³]

ÅÍÄ¡¼Ö·ç¼Ç °³¹ß/°ø±Þ¾÷ü


[¸ðÁýºÎ¹®]

[±Û·Î¹ú ÁøÃâ ÆÕ¸®½º ±â¾÷] ASIC Analog design


[´ã´ç¾÷¹«]

* CMOS Analog Circuit Design
- OP_AMP, Comparator, BGR, Voltage/Current Reference, Bias,
DAC/ADC/PLL Etc. Analog Core IP
- LDO, Charge Pump, DC-DC Converter Etc.
Power Gen. IP
* Simulation / Verification
- SPICE Simulation
- ·¹À̾ƿô ÀÌÈÄ LVS/PEX Extracted Post Simulation & Verify

- °øÁ¤ º¯µ¿(Process Variation)À» °í·ÁÇÑ Worst-case ¼³°è


[ÀÚ°Ý¿ä°Ç]

* °æ·Â : 10³â ÀÌ»ó
* Çз : ´ëÁ¹ ÀÌ»ó
* »ç¿ë°¡´É Åø
Cadence Virtuoso
Cadence Spectre / Assure
Synopsys Hspice / Hsim
Mentor Graphics Calibre

[¿ì´ë»çÇ×]
* ¼®/¹Ú»ç
* Capacitive Touch / Display /CIS °ü·Ã ȸ·Î ¼³°è °æÇèÀÚ
* TDDI / DDI¼³°è °æÇèÀÚ
* High-Voltage Analog ȸ·Î ¼³°è °æÇèÀÚ
* Power Management IC(PMIC) ¼³°è °æÇèÀÚ
* Á¦Ç° ¾ç»ê ¹× Follow-Up °æÇèÀÚ
* º¸À¯ ±â¼ú : CMOS Analog Circuit Design
* ¾îÇÐ °¡´ÉÀÚ


*±Ù¹«Áö

°æ±â(¼º³²½Ã)


*Á÷±Þ

[Â÷Àå±Þ][°úÀå±Þ]


[Á¦Ãâ¼­·ù]

±¹¹®À̷¼­ (°¢ ȸ»çº° °æ·Â »ó¼¼)


[Á¦Ãâó]

´ã´çÀÚ¸í   Á¤¼ö°æ ¼ö¼®ÄÁ¼³ÅÏÆ®

ÀüÈ­¹øÈ£   ***-****-****


www.nterway.com



¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬¦¬


¢ß¿£ÅÍ¿þÀÌÆÄÆ®³Ê½º´Â Áֹεî·Ï¹øÈ£ ¼öÁý ±ÝÁö ¹ý·É°ú °øÁ¤È­¿¡ °üÇÑ ¹ý·ü¿¡ ÀǰÅÇÏ¿©, ´ÙÀ½°ú °°Àº Á¤º¸¸¦ ¼öÁýÇÏÁö ¾Ê½À´Ï´Ù. 

1. ±¸Á÷ÀÚ º»ÀÎÀÇ »ý³â¿ùÀÏÀ» Á¦¿ÜÇÑ Áֹεî·Ï¹øÈ£

2. ±¸Á÷ÀÚ º»ÀÎÀÇ ¿ë¸ð,Ű,üÁß µîÀÇ ½ÅüÀû Á¶°Ç / Ãâ½ÅÁö¿ª,È¥Àο©ºÎ,Àç»ê / Á÷°è Á¸ºñ¼Ó ¹× ÇüÁ¦ÀÚ¸ÅÀÇ ÇзÂ,Á÷¾÷,Àç»ê