(ÁÖ)¸¶ÀÌ´õ½º¿¡ÀÌÄ¡¾Ë

[±Û·Î¹ú ÆÕ¸®½º ±â¾÷] Digital Platform(R&D)
Auto P&R

¸ðÁýºÎ¹® ¹× ÀÚ°Ý¿ä°Ç

¸ðÁýºÎ¹® ´ã´ç¾÷¹« ÀÚ°Ý¿ä°Ç Àοø
Digital Platform(R&D)
Auto P&R

[´ã´ç¾÷¹«]

- T-Con, Mobile DDI, SD-IC, MCU PI/DFT/PD
- °¢ Á¦Ç° Ư¼ºÀ» °í·ÁÇÑ PPA ÃÖÀûÈ­ Àü·« ¼ö¸³À» ÅëÇØ Á¦Ç° °æÀï·Â È®º¸
- Physical-aware Synthesis ±â¹Ý QoR °³¼± (SNPS/CDNS)
- ieee1687, ieee1500 ±â¹Ý DFT ±¸Á¶ ¼³°è ¹× MBIST/SCAN Architecture Á¤ÀÇ
- DFT Vector generation, Test time È¿À² °³¼± ¹× yield °³¼± Ȱµ¿
- Innovus/ICC2/Fusion Compiler ±â¹Ý P&R ¼öÇà
- Multi Power, Low power Àû¿ëÇÑ PI/PD
- STA ±â¹Ý Timing Closure Àü·« ¼ö¸³ ¹× Physical-aware ECO ÁÖµµ °¢Á¾ Process °í·ÁÇÑ Timing sign-off
- Physical verification (DRC/LVS/ANT µî) À̽´ ºÐ¼® ¹× Tape-out ǰÁú È®º¸
- EM / IR Drop À̽´¿¡ ´ëÇÑ Root Cause ºÐ¼® ¹× Sign-off ÁÖµµ
- Foundry / EDA Vendor Çù¾÷À» ÅëÇÑ ¼³°è À̽´ ÇØ°á ¹× Flow °³¼±

[ÀÚ°Ý¿ä°Ç]

°æ·Â: °æ·Â 4³â¡è
ÇзÂ: ´ëÁ¹


0 ¸í

±Ù¹«Á¶°Ç

  • °í¿ëÇüÅÂ: Á¤±ÔÁ÷
  • ±Þ¿©Á¶°Ç: ȸ»ç³»±Ô

ÀüÇü´Ü°è ¹× Á¦Ãâ¼­·ù

  • ÀüÇü´Ü°è: ¼­·ùÀüÇü > ¸éÁ¢ÁøÇà > 2Â÷¸éÁ¢ > ÃÖÁ¾ÇÕ°Ý
  • Ãß°¡ Á¦Ãâ¼­·ù
    À̷¼­, ÀÚ±â¼Ò°³¼­

Á¢¼ö¹æ¹ý

  • Á¢¼ö¹æ¹ý: ÀÎÅ©·çÆ® Á¢¼ö
  • Á¢¼ö¾ç½Ä: ÀÎÅ©·çÆ® À̷¼­

±âŸ À¯ÀÇ»çÇ×

  • ÀÔ»çÁö¿ø¼­ ¹× Á¦Ãâ¼­·ù¿¡ ÇãÀ§»ç½ÇÀÌ ÀÖÀ» °æ¿ì ä¿ëÀÌ Ãë¼ÒµÉ ¼ö ÀÖ½À´Ï´Ù.

00