SoC/System Architect

¸ðÁýºÎ¹® ¹× ÀÚ°Ý¿ä°Ç

¸ðÁýºÎ¹® ´ã´ç¾÷¹« ÀÚ°Ý¿ä°Ç Àοø
soc rtl asic cpu gpu

[´ã´ç¾÷¹«]

¡¤
¡¤- HPC/AI/Vision/Automotive µî SoC ¾ÆÅ°ÅØÃ³ Á¤ÀÇ ¹× ½Ã½ºÅÛ ¼³°è
- Performance, Power, Area(PPA) ºÐ¼® ¹× ÃÖÀûÈ­ Àü·« ¼ö¸³
- Compute, Memory, Interconnect, Interface µî Subsystem ¾ÆÅ°ÅØÃ³ ¼³°è
- °í°´ ¿ä±¸»çÇ× ºÐ¼® ¹× ½Ã½ºÅÛ ·¹º§ ¾ÆÅ°ÅØÃ³·Î º¯È¯
- RFQ/Feasibility ´Ü°è ±â¼ú °ËÅä ¹× ¼³°è ¹æÇ⼺ µµÃâ
- ¼³°è/¹°¸®/±¸Çö Á¶Á÷°ú Çù¾÷ÇÏ¿© ¾ÆÅ°ÅØÃ³ ±¸Çö Áö¿ø
- Bottleneck ºÐ¼® ¹× ±¸Á¶Àû °³¼± ¹æ¾È Á¦½Ã


[±Ù¹«ºÎ¼­ ¹× Á÷±Þ/Á÷Ã¥]

    Á÷±Þ/Á÷Ã¥: °úÀå

[ÀÚ°Ý¿ä°Ç]

°æ·Â: °æ·Â 3³â¡è
ÇзÂ: ´ëÁ¹
Á÷¹«±â¼ú: SoC ¼³°è, RTL, ASIC, VERILOG


0 ¸í

±Ù¹«Á¶°Ç

  • °í¿ëÇüÅÂ: Á¤±ÔÁ÷
  • ±Þ¿©Á¶°Ç: ȸ»ç³»±Ô

ÀüÇü´Ü°è ¹× Á¦Ãâ¼­·ù

  • ÀüÇü´Ü°è: ¼­·ùÀüÇü > ¸éÁ¢ÁøÇà > ÃÖÁ¾½É»ç > ÃÖÁ¾ÇÕ°Ý
  • Ãß°¡ Á¦Ãâ¼­·ù
    À̷¼­, ÀÚ±â¼Ò°³¼­

Á¢¼ö¹æ¹ý

  • Á¢¼ö¹æ¹ý: ÀÎÅ©·çÆ® Á¢¼ö
  • Á¢¼ö¾ç½Ä: ÀÎÅ©·çÆ® À̷¼­

±âŸ À¯ÀÇ»çÇ×

  • ÀÔ»çÁö¿ø¼­ ¹× Á¦Ãâ¼­·ù¿¡ ÇãÀ§»ç½ÇÀÌ ÀÖÀ» °æ¿ì ä¿ëÀÌ Ãë¼ÒµÉ ¼ö ÀÖ½À´Ï´Ù.

00