Display Test ÀåºñÁ¦Á¶»ç(±èõ)
HW engineer(Ã¥ÀÓ~¼ö¼®) °æ·Âä¿ë
¸ðÁýºÎ¹® ¹× ÀÚ°Ý¿ä°Ç
| ¸ðÁýºÎ¹® | ´ã´ç¾÷¹« | ÀÚ°Ý¿ä°Ç | Àοø |
|---|---|---|---|
Display ÆÐ³Î test ÀåºñÁ¦Á¶(±èõ) HW engineer (Ã¥ÀÓ~¼ö¼®) |
[´ã´ç¾÷¹«] - µð½ºÇ÷¹ÀÌ ÆÐ³Î Å×½ºÆ® Àåºñ°ü·Ã FPGA º¸µå ȸ·Î¼³°è - °ü·Ã °í¼Ó ½ÅÈ£ º¸µå ȸ·Î ¼³°è2) °æ·Â : 5³â ÀÌ»ó [±Ù¹«ºÎ¼ ¹× Á÷±Þ/Á÷Ã¥]
Á÷±Þ/Á÷Ã¥: Ã¥ÀÓ~¼ö¼® |
[ÀÚ°Ý¿ä°Ç] 2³âÁ¦ Àü¹®ÇлçÀÌ»ó, °æ·Â 5~25³â °æ·ÂÀÚ ¿ì´ë»çÇ× - µð½ºÇ÷¹ÀÌ, ¹ÝµµÃ¼Å×½ºÆ®, Ä«¸Þ¶ó¸ðµâ Å×½ºÆ® µî °æ·ÂÀÚ - FPGA(Xilinx, Altera), DDR4 Memory Çϵå¿þ¾î ¼³°è °æÇèÀÚ - High Speed(Displayport, MIPI C/D-PHY)½Åȣȸ·Î ¼³°è°æÇèÀÚ - ÀÓÇÇ´ø½º, SI, PI °ü·Ã Áö½Ä º¸À¯ ¹× °ü·Ã ȸ·Î ¼³°è °æÇèÀÚ |
0 ¸í |
±Ù¹«Á¶°Ç
ÀüÇü´Ü°è ¹× Á¦Ãâ¼·ù
Á¢¼ö¹æ¹ý
±âŸ À¯ÀÇ»çÇ×
00